

High Performance, Low Power Matrix Multiply Design on ACAP: from Architecture, Design Challenges and DSE Perspectives

Jinming Zhuang
University of Pittsburgh
jinming.zhuang@pitt.edu

Zhuoping Yang
University of Pittsburgh
zhuoping.yang@pitt.edu

Peipei Zhou
University of Pittsburgh
peipei.zhou@pitt.edu

Abstract—As the increasing complexity of Neural Network(NN) models leads to high demands for computation, AMD introduces a heterogeneous programmable system-on-chip (SoC), i.e., Versal ACAP architectures featured with programmable logic(PL), CPUs, and dedicated AI engines (AIE) ASICs which has a theoretical throughput up to 6.4 TFLOPs for FP32, 25.6 TOPs for INT16 and 102.4 TOPs for INT8. However, the higher level of complexity makes it non-trivial to achieve the theoretical performance even for well-studied applications like matrix-matrix multiply. In this paper, we provide AutoMM, an automatic white-box framework that can systematically generate the design for MM accelerators on Versal which achieves 3.7 TFLOPs, 7.5 TOPs, and 28.2 TOPs for FP32, INT16, and INT8 data type respectively. Our designs are tested on board and achieve gains of 7.20x (FP32), 3.26x (INT16), 6.23x (INT8) energy efficiency than AMD U250, 2.32x (FP32) than Nvidia Jetson TX2, 1.06x (FP32), 1.70x (INT8) than Nvidia A100.

Index Terms—heterogeneous system-on-chip, Versal ACAP, matrix multiply, support for multiple data types.

I. INTRODUCTION

With the end of the Dennard voltage scaling law, domain-specific accelerators, e.g. FPGAs, TPUs, and GPUs, became a mainstream trend to improve performance while maintaining power efficiency [1]. To keep up the pace of high computation demand, AMD proposes the Versal architecture which is a heterogeneous programmable system-on-chip featuring the dedicated AI Engine (AIE) ASIC, programmable logic (FPGA), and software ARM cores to provide high throughput while maintaining flexibility. As shown in Table I, we use the on board result of the MM application to demonstrate the energy efficiency between last and current generation FPGAs and GPUs. Comparing the 16nm U250 FPGA with Nvidia Jetson TX2 GPU, Jetson TX2 achieves 3.11x energy efficiency since the bit level reconfiguration of prior FPGAs leads to more power consumption. The 7nm VCK190 enables both bit-level hardware customization on the PL side and byte-level customization on the dedicated AIE array. Due to the AIE array, our proposed design on VCK190, i.e., AutoMM, achieves 1.06x energy efficiency compared with Nvidia A100 GPU with the same technology node.

However, designing energy-efficient accelerators on Versal platforms can be very challenging due to the inconsistency between the high throughput provided by the AIE array and the relatively low off-chip bandwidth. We collect the theoretical performance and off-chip bandwidth of two 16nm and 7nm GPUs and FPGAs under FP32 data type in Table II. The required computation-to-communication (CTC) ratio refers to the minimum data reuse rate that can sustain the theoretical throughput under the provided off-chip bandwidth. While VCK190 provides 6400 GFLOPs throughput, it only equips with one DDR4-DIMM external memory with 25.6 GB/s bandwidth meaning at least 250 operations per byte are needed to sustain the peak performance which is 13.10x, 17.01x, and

TABLE I: Performance, power, and energy efficiency comparisons among FPGAs and GPUs when the data type is FP32.

Fabrication	Board Name & Framework	Performance (GFLOPs)	Power (Watt)	Energy Efficiency (GFLOP/J) (Ratio)
16 nm	AMD U250 [2], AutoSA [3]	858	96.20	8.92
	Nvidia Jetson TX2 [4], cuBLAS [5]	560	20.20	27.72
7 nm	AMD VCK190 [6], This work	3,745	58.34	64.18
	Nvidia A100 [7], cuBLAS [5]	15,016	248.20	60.50

TABLE II: Theoretical performance, off-chip bandwidth and require CTC ratio comparisons among FPGAs and GPUs of two generations when the data type is FP32.

Fabrication	Board Name	Performance (GFLOPs)	Off-Chip BW (GB/s)	Required CTC Ratio (GFLOP/Byte) (Ratio)
16 nm	AMD U250 [2]	1,470	77	19.09
	Nvidia Jetson TX2 [4]	750	51.2	14.65
7 nm	AMD VCK190 [6]	6,400	25.6	250
	Nvidia A100 [7]	19,500	1555	12.54

19.8x more severe compared with 16nm U250 FPGA, 16nm Jetson TX2 GPU and 7nm A100 GPU respectively. Therefore, huge challenges caused by the significant gap between performance and off-chip bandwidth on Versal platforms should be addressed to achieve high performance and energy-efficient designs. With such contradictory results from energy efficiency and required CTC ratio, one key question arises: *How can we design more energy-efficient MM accelerator designs to make full use of the gigantic computation resources under limited communication bandwidth?* To answer this, we identify the design challenges at different levels and show the detailed design methodologies to tackle them:

- **High Efficiency Single AIE Design:** To achieve high efficiency in single AIE computation, we propose the optimized coding style in Section IV-B that makes full use of the 7-way VLIW capability to achieve back-to-back issued MAC intrinsic execution.
- **IO Reused and Routing Optimized AIE Array Design:** We efficiently utilize the limited I/O ports between PL↔AIEs by combining broadcast with packet-switch connections to scale out and maintain the computation efficiency to tens and hundreds of AIEs. In addition, to alleviate the routing congestion in the AIE array, we explore a broadcast factor for the data transfer from PLIO to AIEs.
- **PL↔AIEs Bubble-free Pipelining Data Transfer:** To amortize the bandwidth gap between limited off-chip bandwidth and the high bandwidth requirement from AIEs, we make full use of the on-chip storage to increase data reuse on PL. Bubble-free pipelining data transfer algorithm is proposed and implemented in the dedicated data mover on PL to feed the data between PL↔AIEs producing a non-stall AIE execution pipeline.
- We compare the energy efficiency of our design with 16nm U250 FPGA, 16 nm Nvidia Jetson TX2 and 7nm A100 GPU under FP32, INT16, and INT8 data types for MM, NCF, and MLP applications. Our on broad experiment shows that we

achieve 3.7 TFLOPs, 7.5 TOPs, and 28.2 TOPs throughput for FP32, INT16, and INT8 on MM. Compared with A100 GPU on end-to-end applications, we achieve 0.96x and 1.16x energy efficiency gains on NCF [8] and MLP [9].

- **Automatic MM Accelerator Design Framework on Versal:** While AMD provides users a black-box IP DPU [10] for INT8 neural network (NN) applications, we are among the first ones to provide an open-source white-box framework, i.e., AutoMM, to automatically generate MM accelerator designs for different data types on Versal ACAP. We provide the AutoMM Python APIs to generate the source code for the accelerators. AutoMM is integrated into CHARM [11] framework: <https://github.com/arc-research-lab/CHARM>.

II. RELATED WORK

In this section, we discuss the related work of artificial intelligence accelerators on different architectures including FPGAs, GPUs, and dataflow architectures.

FPGA acceleration. Moss et al. [12] propose a customizable hardware template with a fixed systolic array architecture to process matrix multiplication workloads on FPGA. AutoSA [3] generates systolic array designs from user-specified matrix sizes by exploring different mapping strategies and implementing them on FPGA. FBLAS [13] proposes an open-source HLS implementation of the BLAS library for FPGAs. CHARM (FPGA23 [11]) proposes an open-source design framework of FP32 matrix-multiply-based applications on Versal ACAP (advanced compute acceleration platform).

Dataflow architectures. Eyeriss [14] propose a tiled architecture with a 2D array of PEs and a shared global buffer to process the GEMM operations in NN applications. TPUs [15] leverages systolic array architecture to schedule the byte-level computations and data movements in GEMM processing.

In computation, Versal ACAP is capable of both bit-level computation customization on FPGA and byte-level computation customization as most of the aforementioned dataflow architectures and coarse-grained reconfigurable architecture [11], [16], [17] support. In memory architecture, FPGA and aforementioned dataflow architectures use scratchpad memory, while GPUs [18] use cache hierarchy to ease the data movement programming. Versal ACAP also adopts scratchpad memory and therefore, it needs specific control for data movement. Specifically, as for on-chip communication, the aforementioned dataflow architectures adopt certain bus-based network-on-chip (NoC) or systolic arrays for the data movements between buffers and computation processing elements. However, since there is heterogeneity between FPGA and AIE array on Versal ACAP, new challenges including how to efficiently leverage the DMAs and I/Os between FPGA & AIE arrays and switch-box based AXI stream (AXIS) within AIE arrays on Versal ACAP need to be solved, and these challenges are addressed in this paper.

III. VERSAL ARCHITECTURE OVERVIEW

In this section, we summarize the system architecture of the heterogeneous SoC research platform, AMD Versal VCK190 evaluation kit. With the AMD XCV1902 Adaptive Compute Acceleration Platform (ACAP) chip on the board, VCK190 is featured with a comprehensive set of various hardware as shown in Fig 1.




Fig. 1: Versal ACAP architecture.

VCK190 has a wide range of architectures built in, including an array of 400 VLIW processors, called the AI engine array (AIE array), ARM processors called the Processor System (PS), and the FPGA Programmable Logic (PL). These hardware components could communicate with each other through the NOC or on-chip AXIS.

Inside the AIE array, an AIE core can communicate with another core in two approaches. Each AIE core shares its local memory with its neighbors for communication. On the other hand, the cores are connected to an AXI stream mesh through AXIS switches. The AXIS switches can be reconfigured in such a way that there could be either (1) a circuit-switched path with dedicated ports for each communication, or (2) a packet-switched network with a target identifier attached to reuse the paths for multiple communications. Each AIE core has two input and two output connections from/to the switch. Each switch has six output ports to its northern neighbor, thus six input ports from its southern neighbor. For the rest of the directions, the switch has four I/O ports with its neighbor. There are 39 AXIS interface tiles between the AIE array and the PL. The interface crosses the clock domain of the PL and the AIE and automatically converts the rates. The AIE side of the interface has eight 32-bit input and six 32-bit output channels at 1 GHz, supporting up to 256 Gbps input and 192 Gbps output. The PL side has eight 64-bit input channels and six 64-bit output channels.

Each AI engine is a 7-way very long instruction word (VLIW) supported vector processor including two loads (from local memory to register), two moves (update vector registers), one store (from register to local memory), one vector operation (2D-SIMD) and one scalar operation instructions. It owns 2Kb vector registers, 3Kb accumulation registers, and 32 KB of data memory located either on the west or the east of the core alternating between rows. In this case, the AIE can not only access its own memory, but also the memory of the AIE on its north and south, and the opposite side of its own memory. In total, one AIE can access up to 128 KB memory in total.

IV. DESIGN METHODOLOGY

Designing a high performance system-level accelerator leveraging heterogeneous resources can be very challenging. In this section, we first illustrate the dataflow, tiling, and mapping strategy of matrix-matrix multiply (MM). We then describe the

detailed programming models and design methodologies of the single AIE, AIE array, and AIE \leftrightarrow PL.

A. Dataflow, Tiling and Mapping Strategy of MM

Four levels of tiling and output stationary dataflow are applied in our design to compute the matrix-matrix multiply(MM). The pseudo-code and the corresponding mapping strategy of our tiled MM example are shown in Listing 1 with four levels of loops and Fig 2 respectively.

```

1 # Sequential loop: from off-chip to on-chip
2 for m.0 in range(M/(TI*A*X)):
3 for n.0 in range(N/(TJ*C*Z)):
4 for k.0 in range(K/(TK*B*Y)):
5     dataMovementOffChip2OnChip(...)
6 # Sequential loop: reuse PL on-chip buffer
7     for m.1 in range(X):
8         for n.1 in range(Z):
9             for k.1 in range(Y):
10                dataMovementOnChip2AIE(...)
11 # Parallel loop: AIE Array
12     for m.2 in range(A):
13         for n.2 in range(C):
14             for k.2 in range(B):
15 # Single AIE loops with 2D-SIMD Instructions
16         for m.3 in range(TI/PI):
17             for n.3 in range(TJ/PJ):
18                 for k.3 in range(TK/PK):
19                     Matmul(m.3, n.3, k.3)

```

Listing 1: MM loop tiling and dataflow.

Single AIE Level (Line 15-19). An MM with size $TI * TK * TJ$ named “TILE” is mapped to a single AIE. To fully utilize the 7-way VLIW capability of the AIE core, We manually pack several 2D-SIMD vector intrinsics into a function “MatMul” to calculate a sub-tile with size $PI * PK * PJ$. Thus a TILE can be computed by launching ”MatMul” $(TI/PI) * (TJ/PJ) * (TK/PK)$ times.

AIE Array Level (Line 11-14). When scaling out to the AIE array, we explore the spatial data parallelism among different AIEs as shown in the AIE array mapping in Fig 2. More specifically, we unroll $A * B * C$ TILES on the AIE array with each AIE computing a TILE as mentioned above. The TILES in the same reduction dimension ($k.2$ loop) are assigned to the AIEs in the same column producing the read-after-write (RAW) dependency. The $m.2$ and $n.2$ loop are mapped to different columns in the AIE array. We refer to the MM with size $(A*TI) * (B*TK) * (C*TJ)$ as the “BATCH” level.

PL On-chip Data Reuse Level (Line 6-10). In order to amortize the bandwidth gap between off-chip to PL and PL to AIE array, we explore the on-chip data reuse by allocating a large number of RAMs on the PL side to store multiple $X * Y * Z$ BATCHes of data. The BATCHes of data are fed to the AIE array by the DMA module on the PL side following the bubble-free pipeline algorithm which will be discussed in section IV-D and the partial result from the AIE array will finally be accumulated on the PL side.

Off-chip Level (Line 1-5). Data that exceeds the capacity of the on-chip buffer are stored in the off-chip memory. The double buffer technique is applied to hide the overhead of loading/storing the data between off-chip to on-chip memory.

B. Single AIE Programming Model

Our system-level design starts from the single AIE kernel. The Vitis programming tools expose C intrinsics [19],




Fig. 2: Mapping strategy and data layout.

including load/store, scalar, and vector operations, for AIE programming. To achieve high computation efficiency of AIE, it is necessary for us to explore the best coding style for a single AIE.

```

1 #define PI 8
2 #define PJ 2
3 #define PK 8
4 void mm_kernel(
5     input_window_float * restrict L, // LHS
6     input_window_float * restrict R, // RHS
7     output_window_float * restrict O) { // Output
8     preload(L,R); //Load data from local mem to reg
9     for(int m.3 = 0; m.3 < TI/PI; m.3++){
10        chess_pipelining // Apply software pipelining
11        for(int n.3 = 0; n.3 < TJ/PJ; n.3++){
12            v8float acc0 = null_v8float(); //Set Acc reg
13            v8float acc1 = null_v8float(); //to zero
14            for(int k.3 = 0; k.3 < TK/PK - 1; k.3++){
15                MatMul_without_store([acc0; acc1],
16                    L(m.3, k.3), R(k.3, n.3) );
17                MatMul_with_store([acc0; acc1],
18                    L(m.3,TK/PK-1),R(TK/PK-1,n.3),O(m.3, n.3));}}
19            //Hoist the final loop to store data from
20            //reg to local mem

```

Listing 2: High efficiency single kernel coding style for matrix multiplication.

The overall data processing in a single AIE is shown in Listing 2. Variables L , R , and O are three pointers referencing the local memories allocated for the MM kernel(Lines 5-7). `restrict` directives specify that input pointers do not alias, enabling more aggressive optimizations. `chess_pipelining` is applied for all the three loops(Line 10) to inform the compiler of finding optimized pipeline design. To reduce the frequency of writing local memory O , we choose k loop as the innermost loop (Line 14) and introduce two 8-length vector registers, `acc0` and `acc1` (line 12-13), to hold the partial accumulation results in an interleaved manner which avoids of waiting for two cycles adding the partial result to the same register after each vector MAC operation. This allows the local memory O to be written only once after the final accumulation results are carried out. To make full usage of the upto 7-way VLIW and get back-to-back issued MAC operations, we manually pack 16 $8*1$ vector 2D-SIMD instructions in each `Matmul` function to calculate MM with the size of $PI(8)*PK(8)*PJ(2)$ (Line 1-3). In addition to two accumulator registers, we further allocate four 8-length in total 1Kb vector registers ($A0, A1, B0, B1$) shown in Fig. 3 for storing the two vector operands needed for current MAC operation and two pre-loaded vector operands for future MAC operation. We use L_i and R_i to notify the 8-length vector




Fig. 3: Single AIE pipeline.

and R_{ij} to notify the element in one vector. By pre-loading L_0 and R_0 from local memory to vector register A_0 and B_0 prior to the start of the Matmul function (Line 8), the MAC instruction can be issued in time 0. And at the same time, the two load instructions for loading the local memory used in future MAC operations can be packed to the same VLIW. Since only when the last iteration should we store data from accumulator register Acc_0 and Acc_1 back to local memory so there are two kinds of Matmul functions in the design (Lines 15 and 18). Note that we hoist the last iteration of the loop out to avoid the significant performance degradation of inserting an `if` statement in the `k.3` loop.

In summary, to conduct MM under FP32 datatype on a single AIE we pack 16 MAC8 together in the innermost loop as an atomic operation and these 16 instructions will calculate a Matmul block with size $8 \times 8 \times 2$. To scale up the MM size, we can assign TI , TJ , and TK sizes that are multiple of our atomic operation, for example, $32 \times 32 \times 32$. In this case, the loop boundaries for Line 9, Line 11, and Line 14 are 4, 16, and 3 respectively. The methodologies of building atomic and scaling up MM size in a single AIE are applied to other data types as well.

C. Scaling Out to AIE Array

PLIO Reuse. When scaling out to a large number of AIE cores, as described in section III, the total number of PLIOs in the interface tiles is much smaller than the total number of operands of all the AIE cores, identifying reuse patterns within the AIE array can be important to build a feasible and communicating and computation balanced AIE array design. As shown in Fig 4 the 4×4 AIE array calculates MM with $1 \times 4 \times 4$ TILES in which the AIEs in the same column take the output of the previous AIE as input producing RAW dependency. Figure 4 (a) demonstrates how the 1×4 TILES in LHS matrix is transferred to 16 AIEs by reusing one port in the interface tile. A similar mechanism can be applied to the RHS and Output matrix. In particular, we leverage a combination of broadcast and packet-switch connections to effectively transfer the data from PL to AIE throughout the I/O port in interface tiles. First, by using the data broadcast opportunities in the MM application (e.g. one row of TILES in LHS can be broadcast to different columns of RHS), we can use 1 port to broadcast the single TILE(0,0) of LHS to AIE(col 0-3, row 0) as shown in solid lines. The packet-switch opportunity appears when the computation time of a single

AIE is higher than communication, i.e., the CTC ratio of a single AIE is larger than 1. In this case, by attaching the different data TILES with a unique header, the data TILES can be scattered to multiple AIEs in a time-division multiplex way without hurting the computation of each AIE. For example, a single AIE kernel that computes $32 \times 32 \times 32$ MM with FP32 data type takes at least 4096 cycles to compute and 1024 cycles to transfer LHS and RHS TILES. In this case, the single AIE kernel CTC ratio is 4. Here we refer to 1024 cycles as one time step. Therefore, we can pack 4 LHS TILES (0, 0-3) (same for RHS) in the same packet stream to AIE (col 0, row 0-3) on different time steps as shown in the dashed lines. In a summary, TILE 0 of LHS can be broadcast to AIE (col 0-3, row 0) in time step 0, TILE 1 of LHS can be broadcast to AIE (col 0-3, row 1) in time step 1 by reusing the same port. TILE 2 and 3 of LHS share the same pattern in time steps 2 and 3. Thus, by combining broadcast circuit-switched connections and packet-switched connections, we can use 1 port to distribute data to 16 AIEs in four time steps without performance degradation which reduces the number of ports by $16 \times$.

Routing Optimization. By combining the broadcast and packet-switch connections we hugely reduce the ports needed in the design, however, the routing complexity is not reduced for each switch box. Currently, we observe that the Vitis AIE compiler will split the data stream immediately in the first switch box after the interface tile as shown in 4 (a). Thus, routing congestion in the switch boxes is very likely to happen when broadcasting data to AIEs at a long distance from the interface tile. In order to reduce the routing congestion caused by long-distance broadcasts, we apply broadcast factors on both LHS and RHS matrices. As shown in Fig. 4 (b), instead of broadcasting the LHS to all four columns of the AIE array, we set the broadcast factor to two which means that we use 2 ports with each one sending the same data to two columns. Thus the total number of connections from west to east is reduced from 10 to 4. The benefit will be more obvious when routing on more AIEs.

D. AIE-PL Bubble-free Pipelining Data Transfer Algorithm

In order to amortize the bandwidth gap between off-chip memory to PL and PL to AIE, we hugely explore the on-chip data reuse by allocating over 80% on-chip buffers and storing multiple numbers of BATCHes. We design dedicated DMA modules with a bubble-free pipelining algorithm that determines the order of each TILE that reaches the corresponding local memory of AIEs. We use the data movement and computation in AIE column 0, namely AIE (col 0, row 0-3) with ID0-ID3 that calculates the first row of LHS and column of RHS in BATCH 0-3 shown in Fig 2, as an example to demonstrate our data transferring strategy. In Figure 5, we first illustrate the pipeline bubbles when using the straightforward data transferring sequence where multiple BATCHes of data are sent to the AIE array in the lexicographical order as (BATCH, ID). Lexicographical order means that the TILE with the smaller BATCH index will be transferred earlier than the larger BATCH index. It also means that the TILE with a smaller TILE ID in the same BATCH will be transferred earlier than the larger TILE ID. As demonstrated in Figure 5, each TILE has a unique (BATCH, ID) pair and we use

white or grey to identify loading the LHS and RHS data into the ping-pong banks of each AIE local memory. The time for storing the data in local memory is overlapped by the computation due to VLIW, thus omitted in the figure. Once the previous AIE finishes computing, the read-after-write (RAW) dependency between AIEs in a column is considered resolved. For illustration purposes, We assume the CTC ratio of each AIE is 4, which means 1 time step for data loading and 4 time steps for computation. The order graph on the right side of Figure 5 illustrates the sequence of (BATCH, ID) during data transferring. When applying the lexicographical order, from time 0 to time 3, ID 0 to ID 3 in BATCH 0 are transferred. From time 4 to time 7, ID 0 to ID 3 in BATCH 1 are transferred. If there are no bubbles, from time 8 to time 11, ID 0 to ID 3 in BATCH 2 will be transferred. However, the first data transfer bubble appears in time 10 for AIE 2. AIE 2 takes the BATCH 0 data in time 2 and BATCH 1 data in time 6. It does not compute on the BATCH 0 data until time 9 as the initial latency due to RAW dependencies from AIE 1 and AIE 0. It is impossible for AIE 2 to take BATCH 2 data until it completes the execution of BATCH 0 and releases the memory bank 0. Therefore, it causes three transferring bubbles and pushes back the BATCH 2 data transfer from time 10 to time 13. Then butterfly effect happens due to the lexicographical order, AIE 0 can't get its BATCH 3 data, thus after finishing computing BATCH 2, it can not start to compute BATCH 3 which leads to computation bubbles from time 13-18.

To address this, we implement a pipeline bubble-free scheduling technique as shown in Fig. 5. In this approach, we only send data that is needed in the next computation period. For example, in the first computation period, corresponding to time 1-4, we send data with (BATCH, ID) pair (1,0) and (0,1) sequentially. These two tiles are needed in time 5-8 for AIE 0 and AIE 1. Similarly, three tiles are sent in time 5-7 as they are needed in time 9-12 for AIE 0, 1, and 2. By using this zigzag data transferring manner instead of lexicographical order between PL and AIE, we successfully eliminate data transfer bubbles & compute bubbles and achieve a full pipeline.

E. Python APIs

We provide users with Python APIs shown in Listing 3 that take the definition of the MM-based model as input and are capable of automatically emitting the code for the Versal system including AIE array, PL, and host CPU. To the best of our knowledge, AutoMM is the first work to provide the high-level Python APIs to generate source code for Versal ACAP.

```

1 import automm
2 #Load the NN models from the defined json file
3 input_model = automm.utils.model_load('mlp.json')
4 #Find the best hardware config based on the model
5 versal_config = automm.dse(input_model, 'VCK190')
6 #Generate code for AIE, PL and host CPU
7 versal_hw = automm.codegen(versal_config)
8 versal_hw.build() #Build hardware design
9 versal_hw.test() #On board test

```

Listing 3: AutoMM Python APIs.

V. EXPERIMENT RESULTS

In this section, we demonstrate the MM design performance, power, and energy efficiency of AutoMM implementation on AMD VCK190 under various data types. We compare them




Fig. 4: Combining broadcast circuit-switched and packet-switched connections to reduce required I/Os to AIE array.




Fig. 5: Bubble free data movement between PL and AIE. with prior works on other platforms including AutoSA [3] implementation on AMD U250 FPGA, cuBLAS [5] on Nvidia A100 40GB PCIe GPU and Jetson TX2 GPU. We also evaluate AutoMM on two deep learning inference tasks: NCF [8] for recommendations, MLP [9] for multilayer perceptron classification or regression. These two inference models are mainly based on different shapes of matrix-multiply layers.

A. Experiment Setup

AMD Vitis 2021.1 is used for all the experiments on VCK190 with PL running on 230MHz and AIE running on 1GHz. The designs on U250 FPGA are generated by AutoSA [3] and Autobridge [20] for FP32, INT8 (300MHz) and INT16 (250MHz) using AMD Vitis 2019.2.

We set up the GPU experiment of MM under FP32 data type by using cublasSgemm() API in cuBLAS from CUDA Toolkit 10.2 for Jetson TX2 GPU and 11.3 for A100 GPU. For INT8 experiment on A100 GPU, we use the cublasGemmEx() API in cuBLAS from CUDA 11.3.

When comparing the performance of MM, we use the same size for VCK190 and NVIDIA GPUs. For U250 designs, we pick the design sizes with the best performance due to the AutoSA [3] design size limitation. We set the matrix size to 6K*6K*6K for VCK190, Nvidia A100, and Jetson TX2 GPUs, and 1040*1K*1K for U250 under FP32. For INT16, the matrix size is 9K*9K*10K and 1K*1K*1K for VCK190 and U250. For INT8, the matrix size is 16K*16K*16K for VCK190 and Nvidia A100 GPU, and 1056* 1K*1K for U250.

TABLE III: Performance, power, and energy efficiency comparisons among FPGAs and GPUs when the data type is INT16. AMD VCK190 achieves gains of 3.26x than AMD U250. GPUs Jetson TX2 and A100 do not support INT16.

Fabrication	Board Name & Platform	Performance (GOPS)	Power (Watt)	Energy Efficiency (GOP/J)	Energy Efficiency (Ratio)
16 nm	AMD U250 [2], AutoSA [3]	3,450	85.02	40.58	1.00x
	Nvidia Jetson TX2 [4], cuBLAS [5]	N/A	N/A	N/A	N/A
7 nm	AMD VCK190 [6], This work	7,511	56.82	132.20	3.26x
	Nvidia A100 [7], cuBLAS [5]	N/A	N/A	N/A	N/A

TABLE IV: Performance, power, and energy efficiency comparisons among FPGAs and GPUs when the data type is INT8. AMD VCK190 achieves gains of 1.70x energy efficiency than Nvidia A100, 6.23x than AMD U250.

Fabrication	Board Name & Framework	Performance (GOPS)	Power (Watt)	Energy Efficiency (GOP/J)	Energy Efficiency (Ratio)
16 nm	AMD U250 [2], AutoSA [3]	6,740	90.90	74.15	1.00x
	Nvidia Jetson TX2 [4], cuBLAS [5]	N/A	N/A	N/A	N/A
7 nm	AMD VCK190 [6], This work	28,150	60.96	461.74	6.23x
	Nvidia A100 [7], cuBLAS [5]	67,200	248.08	270.88	3.65x

TABLE V: Resource utilization of MM Acc on VCK190.

Datatype	REG	LUTLogic	LUTMem	BRAM	URAM	DSP	AIE
INT8	91185 (5.18%)	84072 (9.53%)	1001 (0.22%)	669 (69.18%)	384 (82.94%)	71(3.61%)	192 (48%)
INT16	126773 (7.23%)	91664 (10.44%)	999 (0.23%)	477 (49.33%)	384 (82.94%)	93(4.73%)	288(72%)
FP32	87790 (5.00%)	63845 (7.24%)	1004 (0.23%)	661 (68.36%)	384 (82.94%)	163(8.28%)	384(96%)

We use AMD board evaluation and management tool [21], AMD Board Utility [22], NVIDIA System Management Interface tool, and P3 P4460 Kill-A-Watt(Tm) power meter to measure the power of VCK190, U250 FPGA, A100, and Jetson TX2 GPU respectively. We iterate the design to make sure the total execution time exceeds the 60s and the power is relatively stable and the average value is reported.

B. Comparison with Prior FPGA and GPUs

In this section, we compare our design with prior FPGA and GPU work under FP32, INT16, and INT8 data types demonstrated in Table I, Table III and Table IV respectively. The hardware resource utilization is shown in Table V. AutoMM achieves 3.7 TFLOPs on FP32 data type by using 384 AIEs. For INT16 design, since the routing congestion becomes the bottleneck preventing us from using more AIEs, AutoMM achieves 7.5 TOPs throughput using 288 AIEs. The computation capacity of a single AIE for the INT8 data type is 128x of the FP32 data type. The CTC ratio for the INT8 is half of the FP32 and the INT8 AIE array design is bounded by the number of PLIO. By using 192 AIEs, AutoMM achieves 28.2 TOPs on the INT8 data type. We compare the throughput and energy efficiency of the MM application with the state-of-the-art polyhedral-based framework AutoSA on prior generation U250 FPGA under FP32, INT16, and INT8 data types. AutoMM achieves 7.20x, 3.26x and 6.23x energy efficiency respectively. We also compare the throughput and energy efficiency of two Nvidia GPUs. AutoMM achieves 2.32x higher energy efficiency than Nvidia Jetson TX2 under FP32, and 1.06x, 1.70x higher energy efficiency than Nvidia A100 under FP32 and INT8 respectively.

C. End-to-end Applications

We apply our AutoMM framework to NCF and MLP applications and compare the energy efficiency with A100 GPU under FP32 data type. AutoMM achieves 2.3 TFLOPs and 0.96x energy efficiency compared with A100 GPU shown in Table VI since the MM with small sizes in NCF leads to performance degradation on the overall performance. For MLP,

TABLE VI: Energy efficiency comparisons of GPU A100 PyTorch and VCK190 AutoMM for two FP32 end-to-end deep learning inference applications: NCF & MLP.

Application	GPU A100 PyTorch			AMD VCK190 AutoMM		
	Performance (GFLOPS)	Power (Watt)	Energy Eff. (Ratio)	Performance (GFLOPS)	Power (Watt)	Energy Eff. (Ratio)
NCF [8]	12,801.37	248.53	1.00x	2,265.09	45.85	0.96x
MLP [9]	13,668.87	248.32	1.00x	3,473.86	54.33	1.16x

AutoMM achieves 3.5 TFLOPs and 1.16x energy efficiency gain compared with A100 GPU.

VI. CONCLUSION AND ACKNOWLEDGEMENT

In this work, we propose AutoMM framework, an automatic white-box tool that can systematically generate the design for MM accelerators under different data types on Versal. We believe our design methodology can be a good reference for other users to design their own applications on Versal.

We thank all the reviewers for their valuable feedback. We acknowledge the support from the University of Pittsburgh New Faculty Start-up Grant, Pitt Center for Advanced Manufacturing (UPCAM) Grant, Pitt Provost Open Educational Resources (OER) Grant, NSF awards CNS-2213701, CCF-2217003. We thank AMD for FPGA and software donation, the AMD Heterogeneous Accelerated Compute Cluster at UCLA, and the Center for Research Computing (CRC) at the University of Pittsburgh.

REFERENCES

- W. J. Dally *et al.*, "Domain-specific hardware accelerators," *Communications of the ACM*.
- "Alveo U250 Data Center Accelerator Card," <https://www.xilinx.com/products/boards-and-kits/alveo/u250.html>.
- J. Wang *et al.*, "Autosa: A polyhedral compiler for high-performance systolic arrays on fpga," in *FPGA*, 2021.
- "Jetson TX2 Module, NVIDIA Developer," <https://developer.nvidia.com/embedded/jetson-tx2>.
- "cuBLAS, NVIDIA Developer," <https://developer.nvidia.com/cublas>.
- "Versal AI Core Series VCK190 Evaluation Kit," <https://www.xilinx.com/products/boards-and-kits/vck190.html>.
- "NVIDIA A100, NVIDIA," <https://www.nvidia.com/en-us/data-center/a100/>.
- X. He *et al.*, "Neural collaborative filtering," in *Proceedings of the 26th international conference on world wide web*, 2017.
- Y. E. Wang *et al.*, "Benchmarking tpu, gpu, and cpu platforms for deep learning," *arXiv preprint arXiv:1907.10701*, 2019.
- "AMD DPU," <https://www.xilinx.com/products/intellectual-property/dpu.html>.
- J. Zhuang *et al.*, "CHARM: Composing Heterogeneous Accelerators for Matrix Multiply on Versal ACAP Architecture," in *FPGA*, 2023.
- D. J. Moss *et al.*, "A customizable matrix multiplication framework for the intel harp2 xeon+ fpga platform: A deep learning case study," in *FPGA*, 2018, pp. 107–116.
- T. De Matteis *et al.*, "Fblas: Streaming linear algebra on fpga," in *SC. IEEE*, 2020.
- Y.-H. Chen *et al.*, "Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks," *ACM SIGARCH CAN*.
- N. P. Jouppi *et al.*, "Ten lessons from three generations shaped google's tpuv4i: Industrial product," in *ISCA. IEEE*, 2021, pp. 1–14.
- D. Wijerathne *et al.*, "Panorama: Divide-and-conquer approach for mapping complex loop kernels on cgra," 2022.
- J. Cong *et al.*, "A fully pipelined and dynamically composable architecture of cgra," in *FCCM*, 2014.
- V. Volkov *et al.*, "Benchmarking gpus to tune dense linear algebra," in *Supercomputing (SC). IEEE*, 2008, pp. 1–11.
- AMD, *AI Engine Intrinsic User Guide (UG1078): (v2021.2)*, 2021.
- L. Guo *et al.*, "Autobridge: Coupling coarse-grained floorplanning and pipelining for high-frequency hls design on multi-die fpgas," in *FPGA*, 2021.
- "AMD BEAM Tool," <https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/973078551/BEAM+Tool+for+VCK190+Evaluation+Kit>.
- "AMD Xbutil Tool," <https://docs.xilinx.com/t/en-US/ug1393-vitis-application-acceleration/xbutil-Utility>.