

Motivation, Contributions, and Prototype

Motivation

- Accelerator-rich architectures (ARAs) can provide 10-100X energy efficiency over current chip multi-processors
- Need methodology to efficiently and accurately evaluate an ARA
- Limitations of full-system simulation:
- Modeling: difficult to model the customized interconnects of an ARA • Speed: 300KIPS ~ 3MIPS; > 1000x slower than native execution
- Contributions
 - Show 4000 to 10,000 evaluation time saving over full-system simulation.
 - Provide a highly-automated prototyping flow





Provide an efficient evaluation framework and APIs for users Prototype platform: Xilinx Zynq ZC706 • SoC Dual-core Cortex-A9 ARM On-board BRAMs • FPGA (accelerators and

- interconnects 1GB on-board DRAM
- Linux can be ported

ARA memory system and interconnects

ARA specification file

ARA memory system optimization

(highly parameterized)

Platform name

- **Coherent at Main Memory**
- **—** Coherent at Last-Level Cache

Accelerator-Rich Architecture (ARA)

Accelerator plane

Heterogeneous accelerators + ARA memory system

- Processor plane
 - Cores + a shared last-level cache

System Software Stack

- Major Components
 - GAM global accelerator manager
 - **DBA** dynamic buffer allocator
 - **TLB** miss handler



removal of noise/motion artifacts

spatial remapping for compariso

identifying spatial regions of interest

- ◆ Partial crossbar: accelerators ⇔ shared buffers
 - **Provide enough connectivity and guaranteed fixed latency**
- ◆ Interleaved network: shared buffers ⇔ DMACs
 - Improve off-chip prefetching efficiency
- IOMMU + IOTLB => improve page translation efficiency

Program the Accelerators

API supports for utilizing accelerators in an ARA

- C/C++ based APIs for manipulating accelerators
- reserve(), check_reserve() (make reservations)
- *send_param()* (send parameters and start the Acc.)
- *check_done()* (poll the done signal)
- free() (release the accelerator)
- Easy compilation only gcc is required
- **Executable can be run on board with Linux directly!**

#include "accelerator_type.h" **void** main()

class Acc_gaussian acc; Image a;

Hardware Design Automation

User-designed accelerators (HLS)

Jser-designed

ACCs in (



reserve(),

reservations,

starts, releases

check reserved(),

check_done(), free()

send param(),

User Applications

GAM

buffer

....

resource





```
acc.reserve();
  while(acc.check_reserved() == 0);
  acc.send_param(7, Image::get_M(),
    Image::get_N(), Image::get_P(),
    a.get_ptr(), 1, 1, 1);
  while (acc.check_done() == 0) wait (1000);
  acc.free();
Listing 4. An example code of a user application
```





Domain	Accelerator	Total RTI	Total HIS	Kernel	PARC/ARACompiler Integration	ARAPrototyper Integration
Medical Imaging	gaussian	15107	513	363	150	5
	gradient	32538	778	616	162	6
	segmentation	63857	1304	1070	234	8
	rician	42291	1140	850	290	12
MachSuite [37] (third-party)	FFT/TRANSPOSE	17072	530	412	118	4
	GEMM/NCUBED	3201	121	23	98	3
	GEMM/BLOCKED	5226	158	20	138	5
	KMP/KMP	3593	167	45	122	4
	MD/KNN	7023	243	53	190	7
	SORT/MERGE	2996	128	54	74	2
	SPMV/CRS	4080	160	18	142	5
	VITERBI/VITERBI	4212	177	35	142	5

generated