

Caffeine: Towards Uniformed Representation and Acceleration for Deep Convolutional Neural Networks



Chen Zhang, Zhenman Fang, Peipei Zhou, Peichen Pan, Jason Cong

Center for Energy-efficient Computing and Applications, Peking University, Beijing, China
Center for Domain-Specific Computing, University of California, Los Angeles, US
Falcon-computing Solutions Inc., Los Angeles, US

Deep learning & applications

Unmanned Vehicle

Speech & Audio

Text & Language

Genomics

Image & Video

Multi-media

Back-end training

- big training data
- big models
- fast iteration

Online Processing

- billions requests/day
- critical cost & power demands on forward stage

Intelligent Device

- real-time response
- critical cost & power demands on forward stage

Challenge for CNN/DNN accelerator

- Challenge1: Programmability**
 - Network definitions (& layer parameters) change according to applications
 - CNNs are getting deeper, more precision achieved with deeper network
 - Network parameters vary across layers, many user definable parameters
 - Hardware has limited programmability
 - Re-synthesize bitstream for each network? – Not preferred
 - Re-program FPGA for each layer? – No!
- Challenge2: Various Computation Patterns**
 - Convolution layer (CONV) & Fully connected layer (FCN)
 - CONV-- Compute Intensive, FCN-- Communication Intensive
 - Hardware has limited bandwidth resource
 - Convolution layer – extensive previous study
 - Fully Connected layer -- How to maximize bandwidth utilization?
 - CONV + FCN How to re-use hardware for both kernels?

	CONV	POOL	ReLU	FCN
Comput. ops (10 ⁷)	3E3 (99.5%)	0.6 (0%)	1.4 (0%)	12.3 (0.4%)
Storage (MB)	113 (19.3%)	0 (0%)	0 (0%)	471.6 (80.6%)
Time% in pure sw	96.3%	0.0%	0.0%	3.7%
after CONV acc	48.7%	0.0%	0.0%	51.2%

Caffeine: SW/HW Co-designed FPGA-based deep learning library

Caffe framework

Network definitions (feedforward)

Layer definitions: CONV, FCN, POOL, ReLU

Automation flow: CONV, FCN, POOL, ReLU

Uniformed Representation

Our work: FPGA-based Accelerator Design

Computation Optimization + Bandwidth Optimization

- Contributions**
 - A uniformed convolutional MM representation adapted for efficient FPGA acceleration of both CONV and FCN layers in CNN/DNN.
 - A HW/SW co-designed efficient and reusable CNN/DNN engine Caffeine, where the FPGA accelerator maximizes the computing and bandwidth resource utilization.
 - The first published attempt to incorporate FPGAs into the industry-standard deep learning framework Caffe.

Convolution layer & Fully Connected Layer

- Convolution**
- Fully Connected Layer: Communication Intensive**

input	output	row	col	kernel	stride	Input + output + weight size (MB)	Mega Floating Operations	Comp/Data Ratio
64	64	224	224	3	1	6.16	3700	600.3

input	output	row	col	kernel	stride	Input + output + weight size (MB)	Mega Floating Operations	Comp/Data Ratio
25088	4096	-	-	-	-	98	2100	21.4

FPGA bandwidth

- Much smaller than GPU (10 vs 200)
- Sensitive to burst length & bus bandwidth

Input-Major Mapping

- Two ways of improving effective bandwidth**
 - Raw Mapping
 1. Batching
 2. Merging

Weight-Major Mapping

- Two ways of improving effective bandwidth**
 - Raw Mapping
 1. Batching
 2. Merging

Bandwidth improvement

Method 1: Input-major Mapping

A2: 157.6 GOP/sec, Batch Size = 16384, Kernel Size = 1

A1: 1.49 GOP/sec, Batch Size = 1, Kernel Size = 1

Method 2: Weight-major Mapping

B2: 156.6 GOP/sec, Batch Size = 32, Kernel Size = 1

B1: 4.97 GOP/sec, Batch Size = 1, Kernel Size = 1

Design Space in Roofline Model

Automation flow from Caffe to FPGA

CNN Layer Definitions

```

input: "data"
input_dim: 3
input_dim: 224
input_dim: 224

layers {
  bottom: "conv1_1"
  top: "conv1_2"
  name: "conv1_2"
  type: CONVOLUTION
  convolution_param {
    num_output: 64
    pad: 1
    kernel_size: 3 1 1
  }
}

layers {
  bottom: "conv1_2"
  top: "relu1_2"
  name: "relu1_2"
  type: RELU
}

layers {
  bottom: "conv1_2"
  name: "pool1"
  type: POOLING
  pooling_param {
    pool: MAX
    kernel_size: 2
    stride: 2
  }
}
          
```

Customized Accelerator Instructions

Type	input	output	row	col	kernel	stride	pad	ReLU	POOL	size	stride
CONV/FCN	3	64	224	224	3	1	1	1	1	2	2

Results

- Portability to different board**
 - (a) VC709 VGG 16-bit fixed-point: Peak 636, Overall CONV: 488, FCN: 170, Overall CONV+FCN: 354 (GOPS)
 - (b) KU VGG 16-bit fixed-point: Peak 365, Overall CONV: 310, FCN: 170, Overall CONV+FCN: 266 (GOPS)
 - (c) KU VGG 32-bit floating-point: Peak 96, Overall CONV: 88, FCN: 45, Overall CONV+FCN: 79 (GFLOPS)
 - (d) KU AlexNet 16-bit fixed-point: Peak 338, Overall CONV: 163, FCN: 170, Overall CONV+FCN: 165 (GOPS)
- Different data type**

Summary:
Performance: **7.3x** speedup over Intel Xeon 12-core CPU
Energy: **43.5x** over Intel Xeon, **1.5x** over GPU